Job Directory Cadence Design Systems Senior Application Engineer - Digital Design Verification - Plano, Texas
Cadence Design Systems

Senior Application Engineer - Digital Design Verification - Plano, Texas Cadence Design Systems
Austin, TX

Cadence Design Systems is an electronic design automation and intelligent system design provider delivering hardware, software, and IP for electronic design.

Companies like Cadence Design Systems
are looking for tech talent like you.

On Hired, employers apply to you with up-front salaries.
Sign up to start matching for free.

About Cadence Design Systems

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Location: Plano Texas

As an integral member of the North American Field Applications Engineering (AE) Team, you will work directly with industry leading semiconductor and system companies to deploy Cadence's market leading Advanced Verification platform. In this customer facing role you will provide the front line technical support in the Pre and Post-Sales process and will work with the account team to come up with innovate solutions to address our customers' most challenging problems.Key responsibilities in this position are to:

* Establish technical credibility and rapport with the customer and become the go-to expert for all of their technical inquiries and support
* Provide in-depth technical assistance in collaboration with R&D to help support advanced acceleration/emulation flows to secure design wins
* Champion the customer needs and work with R&D and Marketing to develop competitive and creative technical solutions.
* Understand the competitive landscape and continuously work on differentiating Cadence's solutions.
* Write technical product literature such as application notes and technical articles.
* Review new product proposals and device specifications

The major focus of this role will be on Design Verification Methodology and will require strong skills in the following areas:

* Verification skills such as UVM testbench architecture, development and debug
* Constraint Randomization
* Fundamental SoC Architecture knowledge
* Knowledge of UNIX , C/C++, scripting programming languages such as Perl, TCL
* Strong verbal and written communication skills in English
* Self-motivated and strong teamwork skills

Experience in Metric Driven Verification is highly desirable

Minimum Experience:

Education: BS or MS Electrical or Computer Engineering

BS + 2 years of working experience or MS

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence Design Systems is an electronic design automation and intelligent system design provider delivering hardware, software, and IP for electronic design.

Size
10000 employees
Cadence Design Systems

2655 seely avenue

Let your dream job find you.

Sign up to start matching with top companies. It’s fast and free.