Job Directory Facebook Design Verification Engineer
Facebook

Design Verification Engineer Facebook
Redmond, WA

Facebook is an online social networking service.

Companies like Facebook
are looking for tech talent like you.

On Hired, employers apply to you with up-front salaries.
Sign up to start matching for free.

About Facebook

Job Description

Facebook Reality Labs, or FRL, focuses on delivering Facebook's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Facebook Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistor, through architecture, to firmware, and algorithms.

As a Design Verification Engineer at Facebook Reality Labs(FRL), you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art vision and sensing algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art IPs.

RESPONSIBILITIES

* Work with researchers and architects defining verification methodologies for each of the different core IP



Define and track detailed test plans for the different modules and top levels

Implement scalable test benches including checkers, reference models, coverage groups in System Verilog

Keep track of coverage metrics and bugs encountered and fixed

Implement self-testing directed and random tests

Support post silicon bringup and debug activities

Ability to communicate clearly

MINIMUM QUALIFICATIONS

* 2+ years of System Verilog OVM/UVM DV experience



Knowledge of Python, Perl, shell scripting

Knowledge with assertions (SVA) or others

Knowledge of digital ASICs design flows

Bachelors degree in Electrical Engineering or Computer Science or equivalent experience

PREFERRED QUALIFICATIONS

* C, C++ coding, debugging experience



Experience as a digital design engineer

Experience with low power design

FPGA implementation and debug experience

Self-motivated and team player

Masters in Electrical Engineering or Computer Science

Facebook is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, you may contact us at accommodations-ext@fb.com.

About Facebook

Facebook is an online social networking service.

Headquarters
Size
37773 employees
Facebook

1 Hacker Way #15

Let your dream job find you.

Sign up to start matching with top companies. It’s fast and free.